

UT-Austin ADC Design ATLAS LAr Calorimeter at HL-LHC

Chen-Kai Hsu

ckhsu@utexas.edu

Nov 22, 2016




Outline




- Capacitor Linearity Enhancement
- Implementation Progress
- Future work




Reversed Switching, RS, [1] JSSCC'15



• Digital Sequence: 100



• Digital Sequence: 100




Voltage @ Top plate

w RS: Vin

wo RS: Vin

• Digital Sequence: 100




Voltage @ Top plate


w RS: Vin-((16c+e)/(32c+e))*vref

wo RS: Vin-((16c+e)/(32c+e))*vref

Digital Sequence : 100




Digital Sequence : 100




Remember that e equals to e1+e2+e3

Unit capacitor of 200fF in 1st stage.



Unit capacitor of 20fF in 1st stage.






Implementation Progress



First stage has been built(without RS).



| | Power Consumption |
|----------------------------|-------------------|
| OPAMP | 1.8mW |
| 1 st Comparator | 60uW |
| 1 st SAR Logic | 20uW |
| Bootstrap Switch | 6uW |



Implementation Progress



Feed the residue of amplifier and digital code into Matlab.

0.2

0.4

0.6

0.8


1.2

Frequency (Hz)

1.4

1.6

1.8





Future Work



- Implement the RS technique into the first stage.
- Doing more simulation on first stage before next meeting, such as corner simulation and noise simulation.



Reference



1. J.-H. Tsai et al., "A 0.003 mm2 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS with digital error correction and correlated-reversed switching," IEEE J. Solid-State Circuits, vol. 50, no. 6, pp. 1382–1398, Jun. 2015.
















Backup



If the digitized code is 111, the following switching will not switch back.





Backup



Performing more bits RS will alleviate this dilemma.

Assuming 111 has been resolved and the following sequence will be 00, 01, 10, 11. Except for 11111, the other sequence will have at least one switching back.

